O.P. Code: 18CS0502 Reg. No: SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) B.Tech I Year II Semester Supplementary Examinations February-2022 DIGITAL LOGIC DESIGN (Common to CSE & CSIT) Time: 3 hours Max. Marks: 60 **PART-A** (Answer all the Questions $5 \times 2 = 10$ Marks) 1 Define duality property. 2MState De Morgan's theorem 2M**c** Explain the applications of Multiplexer 2Md Define Race Around Condition 2Me Define the Static RAM and Dynamic RAM 2MPART-B (Answer all Five Units $5 \times 10 = 50$ Marks) UNIT-I Represent the decimal number 3452 in i)BCD ii)Excess-3 **5M** 2 Subtract (111001)2 from (101011) using 1's complement? 5M Design the circuit by Using NAND gates F= ABC'+ DE+ AB'D' 3 5M Explain binary to Gray & Gray to binary conversion with example. 5M UNIT-II Simplify the Boolean expression using K-MAP 10M $F(A,B,C,D,E) = \sum m(0,1,4,5,16,1721,25,29)$ Obtain the a) SOP b) POS expression for the function given below 10M $F(A,B,C,D) = \sum m(0,1,2,5,8,9,10)$ UNIT-III Explain The Half adder. Implement the full adder using two half adders. 6 10M **6M**

7 Explain about 2-bit Magnitude Comparator. What is memory decoding? Explain about the construction of 4 X 4 RAM.

UNIT-IV

Explain the design of a 4-bit binary counter with parallel load in detail. 10M

9 What is state assignment? Explain with a suitable example. Explain about Shift Registers.

5M

4M

UNIT-V

5M

Write difference between PROM, PLA &PAL. 11

Design PAL for a combinational circuit that squares a 3-bit number.

5M

10M

b Explain about Hamming code.

5M

END